|
Functional verification (VHDL / Verilog / ‘e’ based).
As leaders in automatic testbench methodologies, Vertech has adopted more than a few verification procedures, based on directed-random approach, bit exact oriented, and reusable test environments. Every single one of our chip design projects was tested in and advanced methodology, enabling easy maintenance and modification
|